What distinguishes an asynchronous bus from a synchronous bus?

Why does DMA require cycle stealing? What does it mean when someone refers to I/O as bursty? How is channel I/O different from interrupt-driven I/O? How is channel I/O similar to DMA? What is multiplexing? What distinguishes an asynchronous bus from a synchronous bus?